Recent Press and Postings

svlib - a programmer's utility library for SystemVerilog    January 4, 2015

svlib is a free, open-source library of utility functions for SystemVerilog. It includes file and string manipulation functions, full regular expression search/replace, easy reading and writing of configuration files, access to environment variables and wall-clock time, and much more. This project was presented at DVCon 2014.

Version 0.3 adds improved documentation, and one minor fix in the string library.
Version 0.4 improves documentation and source-file organization.
Version 0.5 further improves documentation, fixes some issues and adds Regex::split.

( Jonathan Bromley , Winkelmann, Andre )

Work For Verilab