Feed on
Posts
Comments

SNUG Austin 2017 – UVM Harness Presentation

October 16, 2017 by Alex Melikian

Verilab will lead a strong presence at SNUG Austin 2017, with consultants Jeff Montesano and Jeff Vance presenting “Verification Prowess with the UVM Harness” on Thursday, October 19th.

Based on their paper, the presentation will explore powerful and highly applicable techniques in the domain of testbench to DUT connection, blazing a path towards achieving verification prowess in projects of all levels. Details will be provided showing how any testbench can use the harness to manage connections more easily while allowing you to manipulate the roles of agents without impact to interface connections. Furthermore, demonstrations will be given on how the presented solution allows UVM testbench developers to apply powerful verification strategies that would not be possible with traditional connections.

More details of this presentation, along with other conference details, can be found here:

https://event.synopsys.com/ehome/277997/Agenda/

Verilab looks forward to taking the opportunity and engage with the verification community at conferences like SNUG Austin. All our past published conference papers and presentations can be found here:

http://www.verilab.com/resources/papers-and-presentations/

See you at SNUG Austin 2017!

DVCon Europe 2017 – Formal Verification Tutorial & UVM Multi-Language Presentation

October 12, 2017 by Alex Melikian

Verilab is proud to participate at DVCon Europe 2017 with a tutorial and presentation given by our own Jonathan Bromley and Thorsten Dworzak.

Firstly on Monday October 16th, senior consultant Jonathan Bromley will be giving the “Formal Verification in the Real World” tutorial. Based on our well received foundation level tutorial from the 2016 conference, this year’s session will cover some of the more advanced techniques and workflow patterns on one of the most talked about areas of verification. More details here:

https://dvcon-europe.org/content/event-details?id=234-1-T

Whereas on Tuesday October 17th, principal engineer Thorsten Dworzak will co-present “UVM Multi-Language Library: Hands-On” with Angel Hidalga of Infineon Technologies. The presentation covers their work of developing a simulator independent library extension of the UVM, promising easy integration of different high-level verification languages. More details here:

https://dvcon-europe.org/content/event-details?id=234-5

Verilab looks forward to hearing from the verification community and their thoughts about these or any other verification topics. As always, all our past published conference papers and presentations can be found here:

http://www.verilab.com/resources/papers-and-presentations/

See you there!

Verilab at CDNLive Munich 2017 May 16

May 15, 2017 by Paul Marriott

We’re proud to announce Verilab consultant Thorsten Dworzak will be presenting at CDNLive Munich 2017 this Tuesday May 16th.

Thorsten will be presenting his paper, entitled “UVM-ML: Message from the Trenches” in the FV 15 track at 14:30 in the Chiemsee room of the INFINITY Hotel & Conference Resort.

Abstract

The UVM multi-language package version 1.2 and its integration into Cadence IES promise easy integration of different high-level verification languages. We applied it together with previously existing techniques to attach a SystemC model to different UVM-SV testbenches. The interface between the two worlds has been implemented using TLM2, DPI-C, and FMI. Over the course of this project we faced some obstacles and stumbling blocks across different aspects. By sharing our experience and some resulting guidelines, we hope to provide others with a smoother experience.

For the verification of an ARM CPU IP we developed a SystemC model. The model serves two different verification focuses. First, it is used as reference model for the DUT in a fully-featured UVM testbench. The testbench provides stimuli generation, scoreboarding, and coverage. Stimuli generation and scoreboarding are using their own C-model instance with a slightly different feature set. Both model instances receive CPU instructions from the testbench.

Second, it is used as stand-alone instruction-set simulator (ISS), embedded in a UVM testbench that mainly provides shared memory and allows running a set of self-checking assembler tests. This testbench can use either the model or the DUT as a drop-in component. The C-model operates in master mode, i.e. it fetches CPU instructions from the shared memory.

Third, the C-model is going to be used in a software simulator, which determines the performance requirements.

In this publication we will mainly focus on the reference model (scoreboard) use-case.

We look forward to seeing you there.

Verilab at SNUG Ottawa 2017 April 21

April 13, 2017 by Paul Marriott

We’re proud to announce Verilab consultant Alex Melikian will be presenting at SNUG Ottawa 2017 next Friday April 21st.

Alex will present his paper, jointly authored with Paul Marriott, “Perplexing Parameter Permutation Problems? Immunize Your Testbench” at 3:30 in the Verification-I track.

For more information on times and events consult the schedule, or download the SNUG Ottawa mobile app.

To download any of our previous papers and presentation, check out our “Papers and Presentations” page.

We look forward to seeing you there.

Tribute to Scott Roland

April 7, 2017 by Paul Marriott

Scott Roland

It is with great sadness that we announce the passing of our friend and colleague Scott Roland. He died on April 2nd, 2017, surrounded by his family and friends, following complications in battling a recent illness.

Born in the United States, and a graduate of Brown University Computer Science, Scott was an accomplished chip design and verification engineer. By 2007, his work had already taken him to Switzerland from where he then moved to Germany to join the Verilab Munich team in January 2008. As a consultant, Scott was a key contributor to a range of important chip projects across Europe, his work taking him to clients not only in Germany, but also Ireland, Sweden, Scotland, and Austria. A specialist in the complex computing infrastructures that underpin modern chip design efforts, Scott made significant improvements in the use of version control and build automation systems in all of the projects on which he worked, saving his teams many weeks and months of valuable design cycle time.

In addition, Scott brought the ingenuity of the “born engineer” to all aspects of his work be it in rooting out deep design bugs, fixing bugs in the design and verification tools themselves, or even as far as helping decide on the correct font for editing code, a decision of such importance that wars have been started for less. Perhaps the best example of Scott’s combination of attention to detail and MacGyver-like inventiveness was in his design of a standing desk. Clearly having been influenced by German frugality, Scott avoided the expense of buying a ready-made system and instead acquired some cinder blocks and used those to raise his existing desk a few feet.

A Swabian thriftiness was not the only aspect of his adopted home’s culture that Scott and his wife Julie acquired. Keen observers of, and participants in, the cultures of all the countries in which they spent time, Scott and Julie took the German posting as an opportunity to enthusiastically embrace all things Bavarian. He wore his lederhosen with pride —especially at Oktoberfest—with Julie completing the picture resplendent in traditional dirndl. Then shortly after moving to the Verilab Edinburgh office in November 2012, he dived straight into the Scottish scene by attending a Burns Night supper at a colleague’s house. Perhaps it was a little bit too much culture too quickly though, because he was heard to comment, amid the sound of bagpipes, that, “Mercifully Yammer [Verilab's internet messaging tool of choice] doesn’t do audio!

Scott Roland - August 2016

Scott Roland - August 2016

Scott is survived by Julie, an accomplished artist living in Edinburgh. Julie took this picture of him, commenting, “This photo is one of my favorites. It was taken back in August. Scott was in the middle of receiving his second round of chemo at the hospital in Edinburgh. He felt so well that we passed on hospital lunch and went out to eat at a local pub instead.’

DVCon 2017: “SV Jinxed Half My Career” Panel Preview

February 7, 2017 by Alex Melikian

Verilab is proud to have senior consultant Jonathan Bromley host the “SystemVerilog Jinxed Half My Career” panel at DVCon 2017, on Wednesday March 1st. Jonathan continues to serve on the SystemVerilog IEEE committee and is the author of numerous papers, including the recently published “Slicing Through the UVM’s Red Tape”. We took a moment with Jonathan to preview what this panel will cover and what those planning or thinking of attending should expect.


The title is “SystemVerilog Jinxed Half My Career : Where do we go from here”, which signals this panel will focus on areas of improvement. What are those areas of frustration in SystemVerilog you feel need improvement?

It would be easy to give a “where do I start?” response, and it’s not difficult to come up with a laundry list of desirable SystemVerilog improvements and nit-picky complaints. But this is DVCon, and our very knowledgeable and sophisticated audience deserves better. We have five extraordinarily experienced panelists and I hope we can venture beyond details of the languages and tools we have today, and think creatively about what we can and should hope for in the mid-term future. Many languages have been used successfully to create advanced testbenches - ‘e’, C++, Python, Vlang - but there’s no question that SystemVerilog remains dominant. Why is that? What sort of code will verification engineers be writing in five, ten years’ time?
Read the rest of this entry »

DVCon Europe 2016: Slicing Through the UVM’s Red Tape - A Frustrated User’s Survival Guide

October 18, 2016 by Paul Marriott

Jonathan Bromley will be presenting a paper on Thursday 20th, in session 1 (3:15-4:30PM), examining some of the challenges and frustrations for novice and intermediate-level users of the UVM on real projects.

This paper looks at typical examples of such challenges, and offers solutions that respect fundamental aims of the UVM: consistency, reusability, and expressive power.

If you’ve struggled with the integration of directed tests, external models into the sequences mechanism, reconciling the abstract and the untimed nature of sequences with the need for precise control over stimulus timing, proper use of the configuration database, or working with a parameterized device-under-test, this presentation might be for you.

A full description of the tutorial is detailed in the DVCon Europe 2016 conference program

DVCon Europe 2016: Formal Verification - Too Good To Miss

October 17, 2016 by Paul Marriott

Jonathan Bromley and Jason Sprott will be delivering a tutorial on Wednesday 19th October 10:00-11:30AM at DVCon Europe 2016 in Munich.

We find that getting started on formal verification can be a challenge. It’s different to traditional simulation, with some unfamiliar concepts. However, for the right kind of problem, it’s just too good to miss out on due to the lack of experience. This tutorial aims to address that initial lack of confidence and basic knowledge, helping engineers to get started on real project work using formal verification. We’ll be using a small case study to take attendees through the lifecycle of a formal verification project for a block-level RTL design.

A full description of the tutorial is detailed in the DVCon Europe 2016 conference program

Verilab Presentations From SNUG Austin

October 13, 2016 by Paul Marriott

Jeff Montesano and Jeff Vance presented their paper entitled “Configuring a Date with a Model – A Guide to Configuration Objects and Register Models” at SNUG Austin this past September 2016.

The full paper and presentation slide can be downloaded from our resources section: snug2016model.

Jonathan Bromley, Mark Litterick, and Vanessa Cooper’s paper entitled “Effective SystemVerilog Functional Coverage: design and coding recommendations” can also be downloaded from our resources section: snug2016cover. Unfortunately, Vanessa was unable to present this due to sickness, though this paper did win the Technical Committee Honourable Mention Award at SNUG2016UK.

Thanks to all who attended!

All of our papers and presentations can be downloaded from our resources page’s papers-and-presentations section.

Verilab at SNUG Austin 2016

September 26, 2016 by Alex Melikian

We’re proud to announce Verilab consultants Jeff Montesano, Jeff Vance and Vanessa Cooper will be presenting at SNUG Austin 2016 this Thursday September 29th.

Jeff Montesano and Jeff Vance will present “Configuring a Date with a Model – A Guide to Configuration Objects and Register Models” in the morning session. In addition, as conference technical chair, J. Montesano will have the pleasure to give a short address and introduce the morning keynote speakers.

Vanessa Cooper will present “Effective SystemVerilog Functional Coverage: Design and Coding Recommendations” in the afternoon session.

For more information on times and events consult the schedule, or download the “SNUG Austin” mobile app.

We look forward to seeing you there and hear what you have to say about verification.

Work For Verilab