Hardware-assisted verification environments often make use of FPGAs to prototype theASIC in order to provide a faster alternative to simulation and allow software development to proceed in parallel with hardware design. This application note addresses the factors that should be taken into account in such a flow in order to maximize the effectiveness of the overall verification environment.

( Mark Litterick )